JPH0316653B2 - - Google Patents

Info

Publication number
JPH0316653B2
JPH0316653B2 JP59156615A JP15661584A JPH0316653B2 JP H0316653 B2 JPH0316653 B2 JP H0316653B2 JP 59156615 A JP59156615 A JP 59156615A JP 15661584 A JP15661584 A JP 15661584A JP H0316653 B2 JPH0316653 B2 JP H0316653B2
Authority
JP
Japan
Prior art keywords
storage
cpu
msu
unit
chp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59156615A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6158060A (ja
Inventor
Shigeru Nagasawa
Hidehiko Nishida
Juji Oinaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59156615A priority Critical patent/JPS6158060A/ja
Publication of JPS6158060A publication Critical patent/JPS6158060A/ja
Publication of JPH0316653B2 publication Critical patent/JPH0316653B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59156615A 1984-07-27 1984-07-27 逐次化制御方式 Granted JPS6158060A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59156615A JPS6158060A (ja) 1984-07-27 1984-07-27 逐次化制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59156615A JPS6158060A (ja) 1984-07-27 1984-07-27 逐次化制御方式

Publications (2)

Publication Number Publication Date
JPS6158060A JPS6158060A (ja) 1986-03-25
JPH0316653B2 true JPH0316653B2 (en]) 1991-03-06

Family

ID=15631599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59156615A Granted JPS6158060A (ja) 1984-07-27 1984-07-27 逐次化制御方式

Country Status (1)

Country Link
JP (1) JPS6158060A (en])

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5927994B2 (ja) * 1977-06-13 1984-07-10 三菱電機株式会社 コンピユ−タシステム

Also Published As

Publication number Publication date
JPS6158060A (ja) 1986-03-25

Similar Documents

Publication Publication Date Title
US5001624A (en) Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
US6081851A (en) Method and apparatus for programming a remote DMA engine residing on a first bus from a destination residing on a second bus
EP0542417B1 (en) Method and direct memory access controller for asynchronously reading/writing data from/to a memory with improved throughput
EP1133733B1 (en) Host controller interface descriptor fetching unit
CN1019236B (zh) 数字数据处理系统高速缓冲存储器内容的失效标记
US4347567A (en) Computer system apparatus for improving access to memory by deferring write operations
US4495564A (en) Multi sub-channel adapter with single status/address register
US5754887A (en) System for limiting access of plurality of requests to peripheral bus by halting transmission to particular peripheral devices and resuming transmission after second predetermined time period expiration
EP1063594B1 (en) An interrupt controller and a microcomputer incorporating this controller
US5678062A (en) Input/output control method and data processor
US5835957A (en) System and method for a fast data write from a computer system to a storage system by overlapping transfer operations
JPH0316653B2 (en])
US5949980A (en) Bus interface unit for preventing deadlock
JPS634219B2 (en])
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JP2679440B2 (ja) 情報処理装置
JP2825589B2 (ja) バス制御方式
JP2001306335A (ja) コンピュータ
JPH0337220B2 (en])
EP0375900A2 (en) Computer system
JPH0479022B2 (en])
JPS5829059A (ja) 低速メモリアクセス制御方式
JPH02730B2 (en])
JPH0511339B2 (en])
JPH03296105A (ja) プログラマブルコントローラの情報転送方法